Extended range approach has been employed in discretetime incremental sigma-delta analog-to-digital converters to reduce the number of cycles per conversion and therefore the power dissipation. In this work, extended range is combined with continuous-time filter implementation so as to reduce the integrators gain-bandwidth product requirement. The proposed architecture and mathematical analysis are presented using a 3 rd order single-loop single-bit sigma-delta modulator as proof-ofconcept. In order to overcome the analog-digital transfer functions mismatches, an appropriate digital filter is designed using optimization tools. Behavioral simulations show that the proposed architecture with an optimized filter achieves 13.8 bits resolution with a 4 kSamples/sec sampling rate to comply with a high-resolution biomedical application.
Introduction
Today analog-to-digital converters (ADCs) are increasingly being integrated into time-multiplexed low-power highresolution biosensor applications, such as wearable and implantable biomedical systems [1] [2] [3] . While the required bandwidth is generally relaxed, the required resolution is, on the other hand, more stringent and varies from 12 to 16 bits, depending on each specific application. These requirements have been successfully covered by incremental sigma-delta (IΣ∆) [1, [4] [5] [6] and extended-range (ER) IΣ∆ ADCs [7] . From a power consumption perspective, single-loop (SL) high-order ER-IΣ∆ ADCs are especially attractive as they reduce the required number of cycles per conversion when compared to incremental counterparts. So far, discrete time (DT) implementations have been the main focus in ER-IΣ∆ ADCs while little attention has been paid to continuous-time (CT) counterparts. Continuous time implementation has been used, on the other hand, in traditional Σ∆ ADCs for low bandwidth applications [8] , resulting in a power dissipation reduction. Such power reduction originates mainly from the relaxed slew rate and bandwidth requirements of the active blocks when compared to switch-capacitor counterparts. Moreover, even though a CT implementation has the potential of reducing the integrators gain-bandwidth product (GBW) requirement, its non-idealities also introduce new challenges. Particularly important for ER architectures is the degradation of the matching required between analog and digital transfer functions, which directly affects the ADC performance.
This work explores the challenges and opportunities of CT ER-IΣ∆ ADCs by means of a test-case targeting a highresolution (≥ 13 bits) clinical electro-encephalogram (EEG) recording system. Section 2 begins by analyzing the proposed test-case operation along with its theoretical performance. Section 3 investigates the sensitivity to critical non-idealities, such as excess loop delay (ELD), clock jitter, integrator's coefficients deviation and finite's amplifier GBW product, and discusses their effect on the analog and digital transfer function mismatch. Taken this into account, Section 4 proposes the design of an appropriate digital filter by using optimization tools so as to minimize such mismatches. A final test case, when both critical non-idealities and the novel filter are included, is presented in Section 5. Finally, Section 6 concludes the paper.
Proposed ER-IΣ∆ ADC
IΣ∆ ADCs differ from traditional Σ∆ ADCs in that their memory elements are reset every time a new conversion takes place. This provides a one-to-one mapping between input and output and makes the IΣ∆ ADC suitable for conversion of timemultiplexed signals [1] . As shown on the shaded area of Figure 1 , a new conversion begins by sampling the input signal U (s) and resetting the states of both the Σ∆ modulator and the digital filter H DF (z). The input signal is then hold for a period of N/f s while the ADC performs the conversion at f s frequency, where N is the number of cycles per conversion and f s is the modulator's sampling frequency. After N cycles have passed, a valid result is obtained from the output of the digi- tal filter H DF (z) and a new conversion can take place. Another particular characteristic of IΣ∆ ADCs is that the ADC quantization error can be made available at the last integrator's output when an appropriate filter is used. This feature is used in the extended range approach to improve the ADC resolution and, as a consequence, to reduce the required number of cycles per conversion, N . The quantization error refinement is obtained by adding a Nyquist-rate ADC, such as a successiveapproximation register (SAR) ADC [7] , to capture the output of the last integrator, X L (s), so as to combine it with the IΣ∆ ADC output, as shown on the top section of Figure 1 . It is worth to notice that, even though an extra ADC has to be used, it operates at the decimated frequency, so its power dissipation may be very low [9] . Reducing the necessary number of cycles per conversion reduces, in turn, the sampling frequency f s , which relaxes the integrator's GBW product requirements and may lead to lower power dissipation than CT IΣ∆ counterparts. A block diagram of the proposed CT ER-IΣ∆ ADC is shown in Figure 2 . A 3 rd order loop filter and cascade-ofintegrators in feed-forward (CIFF) configuration are used to respectively reduce the number of necessary cycles and the signal swing in the integrators path. Moreover, a single-bit quantizer has been chosen as it minimizes the digital filter complexity. Finally, a switched-capacitor-resistor (SCR) [10] digital-to-analog converter (DAC) is employed to reduce the sensitivity to jitter and ELD.
The design of a digital filter that would allow quantization error refinement in CT IΣ∆ ADCs was derived mathematically in [11] . This filter can then be used in order to obtain the theoretical performance of this architecture and is given by (1) where a 1 and b 1 are loop filter coefficients and τ is the mean lifetime value of the SCR-DAC. Similarly, the digital gain at the output of the extended range ADC, ADC ER , is given by:
where e Q−I (N ) is the quantization error of the IΣ∆ ADC, 
is the sampled value of the 3 rd integrator's output at instant N , and c 1 , c 2 and c 3 are also loop filter coefficients. As the extended range approach refines the quantization noise of the incremental ADC, ADC I , its leastsignificant-bit (LSB) quantization error can be expressed as:
where B ER is the number of bits in the extended range ADC, ADC ER , and V LSB,I is the LSB quantization error of the incremental ADC. V LSB,I is obtained assuming the maximum range for the output of the 3 rd integrator equal to the maximum input full-scale value [4] , ±U FS , given by:
The effective number of bits (ENOB) for the ER-IΣ∆ ADC, ADC ERI , when a differential input signal with amplitude
±U max is considered, can then be expressed as:
where ENOB I is the ENOB of the ADC I and ENOB ER is the ENOB of the ADC ER . According to (5) , the ENOB of the ADC I is improved by B ER bits when extended range is applied. In theory, this can be a significant improvement, depending on the resolution of the ADC ER . In practice however, two factors will contribute to the degradation of such theoretical performance. The first factor originates from the assumption that the output of the third integrator is equal to the maximum input full-scale value while in reality it might be less than such value. As this assumption is considered when calculating the V LSB,I value in (4) and the input range of the ADC ER , it will affect both the performance of the IΣ∆ and ER-IΣ∆ ADC. With respect to IΣ∆ ADC, its performance will be underestimated as the quantization noise is less than the one accounted by (4) . On the other hand, the performance of the ER-IΣ∆ ADC will be overestimated as the ADC ER is not benefiting from its full dynamic range. These effects can be appreciated in Figure 3 , where the signal-to-noise-plus-distortion-ratio (SNDR) performance of both the IΣ∆ and the ER-IΣ∆ ADCs were simulated while sweeping the number cycles N and compared against their theoretical SNDR derived from (5). The second factor that will affect the theoretical performance is the degradation due to non-idealities. This is critical for the optimum performance of the ADC and will be analyzed in detail in the following sections.
Nonideal behavior
As it can be seen from (1) and (2), the quantization error refinement depends on the matching between a digital and an analog transfer function. This type of requirement is also found in cascaded Σ∆ ADCs [12] and special attention has to be paid to the mismatch caused by CT non-idealities as it would cause a leakage of the modulator's quantization noise to the output. In order to quantify the ADC performance degradation, MATLAB transient simulations have been performed while computing the SNDR of both the output of the ER-IΣ∆ and the IΣ∆ ADC, ADC ERI and ADC I respectively, under different non-ideal conditions. The ADC was run for 40 cycles while using an 8-bit ADC ER and a digital filter as described by (1) . A mean lifetime value τ = 1/25 T s was used in the feedback SCR-DAC when analyzing the sensitivity to process variations and to finite integrators GBW product, while simulations with τ = 1/10 T s were added to the ELD and jitter analysis.
When considering the sensitivity to process variations, it has been assumed that the RC product would suffer the same spread [13] . As shown in Figure 4 , the extended range implementation is, as expected, highly sensitive to coefficients variations and a tuning circuitry should be added in order keep the degradation between acceptable limits. It is also worth to notice the different sensitivity of incremental and extended range implementations. While on the former one the variation affects mainly the gain of ADC I , thus having little impact on the SNDR, on the latter one it directly affects the ADC I quantization noise cancellation. The effect of integrator's finite GBW product was studied by using single-pole models [14] and it is presented in Figure 5 . Due to the analog-digital mismatches, it is not possible to benefit from the extended range approach when using a low GBW product as its performance would approach to the incremental one. This reveals a severe drawback as it would directly impact the power consumption of the ER-IΣ∆ ADC.
Similarly to half-return-to zero (HRZ) coding scheme, the SCR scheme is active during the 2 nd half of the clock cycle. Therefore, as long as the quantizer delay is less than 0.5 T s , the ELD will be generated by the DAC delay only. As it can be seen from Figure 6 , although the extended range architecture is more sensitive to ELD than the incremental counterpart, by choosing an appropriate mean lifetime value it is possible to counteract the error injected by the DAC delay. As in the previous case, the degradation due to clock jitter can also be counteracted by using an appropriate mean lifetime value, as can be seen in Figure 7 .
The results of this section show an increase in the sensitivity to critical non-idealities of the extended range approach when compared to the incremental counterpart. This was expected as the extended range implementation performance is highly dependent on the matching between analog and digital transfer functions and therefore highlights the need of careful filter design to counteract such mismatches.
Digital filter optimization
Although several optimal filters have been derived for DT IΣ∆ ADCs [5, 15, 16] , to the authors' knowledge, the digital filter optimization for CT ER-IΣ∆ ADCs has not been treated yet. In this section, optimization tools are employed as an alternative approach to design such filter so as to counteract analogdigital mismatches.
As the transfer function mismatches stem from different non-idealities affecting the modulator, it would be possible, in principle, to mathematically derive a digital filter to account for such divergences. The main drawback of this approach is that it becomes too complicated when going from system level to more refined abstraction levels such as block level or circuit level implementation. The following approach, on the other hand, could be directly applied by just running the optimization algorithm in each of the design steps.
The digital filter matching the ideal analog transfer function given in (1) Figure 9: ADC ERI SNDR performance vs. integrators GBW product when using optimized ( ) and unoptimized ( ) filter. P sig = −6 dBFS. samples coming from the Σ∆ modulator. This filter, when operates in transient mode, can instead be treated as an N-length finite impulse response (FIR) filter with the appropriate coefficients [17] . These coefficients can be obtained by computing the N-length impulse response of the transfer function in (1) and, in a system-level model with no non-idealities included, they allow a maximum quantization error refinement. Put it in another way, if one would assume an "infinite" resolution ADC ER in such model (e QER (n) = 0), this filter would allow a complete cancellation of the IΣ∆ ADC quantization error, thus obtaining, an "infinite" resolution at the output of the ER-IΣ∆ ADC. Once non-idealities are inserted into the system, either by adding them at system-level or by advancing to a more refined level of abstraction, the transfer function in (1) becomes less effective, degrading the quantization error refinement and, as a consequence, the performance of the ER-IΣ∆ ADC. So as to maximize the IΣ∆ ADC's quantization error cancellation, this approach uses as objective the SNDR, assuming that a maximum SNDR will correspond to a maximum error refinement. Accordingly, the proposed filter uses the MATLAB optimization algorithm fmincon [18] to find the optimum N coefficients of the FIR filter so as to minimize the 1/SNDR value. Such algorithm attempts to find a constrained minimum of a scalar function, called the objective function, of several variables starting at an initial estimate. The coefficients obtained from the filter in (1) are then set as the initial estimate while the objective function calculates the SNDR of the filtered modulator's stream and returns the 1/SNDR value.
To validate the proposed filter, similar simulations as in Section 3 were performed to evaluate the ADC ERI output, with the exception of the sensitivity to clock jitter due to the random nature of this non-ideality. Moreover, the SNDR performance of the ADC ERI when the unoptimized filter derived from (1) is used has also been included for comparison.
As shown in Figure 8 , the proposed filter can successfully counteract most of the degradation induced from the coefficients variations, obtaining up to 29 dB of SNDR improvement at ∆ C = −30%. Although one can expect large deviations after physical implementation, the previous simulation highlights the possibility to compensate and even cancel the influence of such variations in the digital domain, as done in cascaded Σ∆ modulators. Alternatively, this method can also be used in the circuit and physical level implementation to optimize the digital filter in order to account for discrepancies between different abstraction levels .
The effect of the optimized filter when considering the finite amplifier GBW product is presented in Figure 9 . Contrary to the respective simulation shown in Section 3, now it is enough to use an amplifier GBW product close to f s without suffering significant degradation. This represents a key feature for this architecture when compared to DT counterparts.
With respect to the ELD degradation, the proposed filter could only obtain marginal improvement, as depicted in Figure 10 . The choice of the SCR-DAC mean lifetime value τ therefore represents a key design parameter to fully benefit from the extended range approach, not only due to its sensitivity to ELD but also due to clock jitter. Although not treated in this paper, it may also be possible to counteract jitter and ELD degradations by using multibit feed-back DAC. This approach, however, would increase the complexity of the digital filter and may require an extra calibration circuitry to reduce the DAC mis- 
Case study
To validate the proposed architecture, a test case for an EEG digital recording system in accordance with the International Federation of Clinical Neurophysiology (IFCN) standard [19] is presented. The proposed case uses the architecture proposed in Section 2 and targets 13-bits resolution and 4 kSamples/sec so as to process 8 channels at 500Hz. Practical values for all previous non-idealities have been included and the digital filter described in Section 4 has been used to counteract their impact. The SCR-DAC uses a mean lifetime value τ = 1/25 T s and a 5% of T s (312.5 ns) delay was considered for the ELD. Moreover, a finite GBW product equal to 3 f s and a coefficient deviation of -10% was assumed for the integrators. Finally, a clock having a jitter standard deviation of 0.1% of T s (6.25 ns) has also been included.
When the Σ∆ modulator is running continuously, it achieves an SNDR of 63.5 dB @ -6 dBFS as shown in Figure 11 . Similarly, Figure 12 depicts the power spectral density (PSD) of the ER-IΣ∆ ADC with the optimized and unoptimized digital filter. The proposed ADC can achieve 83 dB SNDR (13.8 bits) when running for 40 cycles and using an 8-bit ADC ER . A 13 dB increment with respect to the unoptimized filter case is obtained. For comparison, the same architecture would require around 80 cycles in incremental mode to achieve similar performance. By using the extended range approach, it is therefore possible to reduce the number of cycles by 50% which would also reduce the GBW product of the integrators by 50% when compared to the CT IΣ∆ ADC. It is worth to notice that the 8-bit SAR ADC ER would consume very little power with respect to the ADC I as it runs at the decimated frequency f s /N .
Conclusion
The extended range approach in high-order SL CT IΣ∆ ADCs has been analyzed with the aid of a 3 rd order Σ∆ modulator as example. Behavioral simulations showed the high sensitivity of this topology to critical non-idealities when compared to CT IΣ∆ counterparts. As this sensitivity is mostly due to mismatches between the analog and digital transfer functions, a digital filter using optimization tools has been proposed to counteract their effect. This filter can effectively minimize the mismatches introduced by finite amplifier's GBW product as well as process variations. Simulation results show that the optimized digital filter can improve the ADC performance up to 13 dB when compared to the unoptimized filter case, further reducing the ADC's required number of cycles per conversion with respect to incremental counterparts.
